

A Modified Technique for Reducing the Microinstructions of Synchronous Digital Systems

Dr. Mohammed Al-Dahle
Faculty of Science
Philadelphia University

Dr. Nasser Halasa
Faculty of Engineering
Amman University

ABSTRACT

Micro-Programmed Logic Devices have been studied in several approaches. Several types of addressing have been used as Compulsory, combined and natural addressing.

In this paper, a modified technique to synthesize the Algorithm is utilized State Machines (ASM) for synchronous digital systems using combined addressing is presented, based on dividing the Microinstruction into subsets, which results in minimizing the number of microinstructions and decreases the throughout time of the automation.

ملخص

طريقة محسنة لتقليل الأوامر المايكروية في الأنظمة الرقمية المتزامنة

لقد درست أجهزة البرمجة الرقمية Micro-Program Logic Devices بمناهج عدة وذلك باستخدام عدة أنواع من العنونة مثل الإلزامية، الدمجة و الطبيعية.

يقدم هذا البحث تقنية جديدة لتحليل أجهزة الحالة الخوارزمية للأنظمة الرقمية المتزامنة Algorithm State Machine ASM باستخدام العنونة الدمجة مبنية على تجزئة الأوامر المايكروية مما يؤدي إلى تقليل عدد الأوامر المايكروية وزيادة سرعة الأجهزة.

Keywords:

Digital Systems, Minimization, Synchronized Systems, Algorithms, Combined Addressing, Throughput.

1. Introduction:

Since M. Wilkses offered his principle of Micro-Programmed control logic in 1951, several methods of designing Micro-Programmed Automata (MPA) have been developed based on Micro-Program and Hardware design [1,2,3,4,5]. Various methods have been developed as Logical Scheme Algorithm, Transition Array and Algorithm State Machines (ASM). The ASM have been widely used in practice [1,2,6,7,8] as a convenient way of specifying the sequence of procedural steps and decision paths of an algorithm.

Designing MPA by using ASM can be realized on Micro-Programmed as well as Hardware programmed logic [1,2,6,9,10]. In Micro-Programmed logic, several types of addressing have been used as Compulsory, Combined and Natural addressing [4,5,6,7,11].

The Combined addressing of Microinstructions is used in Micro-Programmed logic devices because it is a convenient and easy way of writing the MicroPrograms as well as the small size of the microinstruction [6,12,13,14,15].

This article presents a new method to minimize the number of the MI. The quantity of MI is considered a major disadvantage of the combined addressing because of the large number of unconditional transfers that must be entered to insure the correct function of the automaton [4,5,7,8]. The present method is based on dividing the MI into subsets to minimize the MI numbers.

2. Standard Scheme:

The Combined Microinstructions (CMI) are used in MicroProgram Mem-

ory (MPM). The control words can be stored, with the following format, in various devices such as Programmable Logic Array (PLA), read only memory (ROM) and others. See Figure 1 below:




Figure 1. Microinstruction Format

The microinstruction format shown in Figure 1 has the following fields [4,6,8]:

The microinstruction format shown in Figure 1 has the following fields [4,6,8]:

One. Field of Micro-Operation (FMO) contains the codes of executed Micro-Operations $y_n \in Y = \{y_1, \dots, y_N\}$ with word length N.

Two. Field of Logical Conditions (FLC) contains the code of logic conditions (LC) $x_l \in X = \{x_1, \dots, x_L\}$, which defines the transitions of the MicroProgram with word length L.

Three. Field of False Addresses (FFA) contains the False Addresses of transition, which is initiated, if the LC equals zero, with word length R.

The automata with combined addresses presented in Figure 2 below includes the following structure [1,2,3,4,8]:

One. The Address Circuit (CA), which analyses the fields FLC depending on the value of LC $x_l \in X = \{x_1, \dots, x_L\}$ forms one of the two signals φ_1 or φ_2 . According to φ_1 and φ_2 , the Register Address MicroProgram Memory (RAMPM) responds by transferring either FFA or by adding one to the current address.

Two. RAMPM gives the first address of the MicroProgram on signal φ_0 .

Three. MicroProgram Memory (MPM) contains the MicroProgram with the word length $r = \text{int}(\log_2 M)$.

Four. The Control Signals Circuit (CSC) forms the micro-operation $y_n \in Y = \{y_1, \dots, y_N\}$ depending on field FMO, as well as the stop signal Z.

With the start signal, the automaton give the φ_0 -signal which gives the first address of the MicroProgram according to the LC and the input X. The CA determines whether to pass the FFA or to add one to the current address by accessing φ_1 or φ_2 signals.

The RAMPM determines the next address and passes the FMO field to

the CSC. The CSC defines the output Microcommand and the stop signal Z.

3. Defining the Problem

To design the MPM, a sequence of conditions must be considered [4,5,8,9,10,11], as the sequence of the LC according to the ASM. In case of a sequence of operational node transfers to the same decision node, an unconditional transfer must be added to the MPM, which leads to expand and complicate the micro-program.

To reduce the number of microinstructions a new additional addressing circuit is suggested, based on dividing the logical conditions into two subsets. This leads to expand the microinstruction format but decreases the number of microinstructions stored in the MPM.




Figure 2. Standard Structure Automaton with Combined Addressing

4. Novel Method

To reduce the number of microinstructions, an additional addressing circuit is suggested. This leads to a new format of microinstruction as shown in Figure 3 below as well as a new structure of the automata as shown in Figure 4 below.

The additional field in the microinstruction format will be called henceforth the Flag Field and will be assigned as FF. This field determines the output of circuit one CA1 or circuit two CA2.




Figure 3. Modified Microinstruction Format




Figure 4. Modified Structure Automaton with Compulsory Addressing

The additional circuit CA2 contains all the logical conditions that depend only on one logical condition while the address circuit CA1 formulates all the transitions that depend on more than one logical condition.

Therefore the main idea is to divide the microinstructions into two subsets:

1. T^1 contains all the possible transitions that contain more than one logical condition $x_i \in X^1$ and will be stored in CA₁.
2. T^2 contains all the remaining transitions $x_i \in X^2$ including the unconditional transitions and will be stored in CA₂.

Moreover, the synthesis of ASM is derived as in the example in G₁ Figure 5 below:




Figure 5. Example of ASM G1

To synthesize the given example we have to build a State Table (ST)[1,2,6,8] that includes the following columns:

1. a_m is the present initial conditional state MPA, $a_m \in A$, where $A = \{a_1, \dots, a_M\}$ the set of state conditions.
2. $K(a_m)$ the corresponding conditional state code a_m has the length of $R = \text{intlog}_2 M$.
3. a_s , $K(a_s)$ are the next state and its corresponding code respectively.
4. x_i is the Logical conditions that determine the transfer from (a_m, a_s) , and it is an element of the logical conditions (LC) $X = \{x_1, \dots, x_L\}$.
5. Y_n is the output signal transfer by (a_m, a_s) , $y_n \subseteq Y$; where $Y = \{y_1, \dots, y_N\}$ set of micro-operations (MO).
6. $h = 1, H$ is the number of transfers.

From the ASM in Figure 5, the following states $A = \{a_1, \dots, a_{11}\}$ can be defined, to code these states the logical conditions must be taken in consideration to insure the correct work of the model. The states will be coded in a way that if there is a sequence of states following LC that equals to one the code between these states are increased by one. From the ASM we can notify the following states $\langle a_7, a_7, a_{10} \rangle$, as well as $\langle a_6, a_9 \rangle$, it should be mentioned that the start and the end states have the same code. The remaining states are coded sequentially starting from the last code. In this case, the following codes are designated: a_1-0000 ; a_3-0001 ; a_7-0010 ; $a_{10}-0011$; a_6-0100 ; a_9-0101 , the remaining sets are designated with the following codes: a_2-0110 ; a_4-0111 ; a_5-1000 ; a_8-1001 ; $a_{11}-1010$.

After that, the ST Table 1 is built, analyzed and divided into two sub-tables: T^1 contains all the possible transition states have more than one logical condition. T^2 contains the remaining conditions.

Table 1 State Table of ASM G_1

a_m	$K(a_m)$	a_s	$K(a_s)$	X_i	Y_n	H	
a_1	0000	a_2	0110	1	-	1	
a_2	0110	a_1	0001	$x_1 x_2$	$y_1 y_2$	2	
		a_4	0111	$x_1 x_2 x_3$		3	
		a_5	1000	$x_1 x_2 x_3$		4	
		a_5	1000	$x_1 x_4$		5	
		a_6	0101	$x_1 x_4$		6	
		a_3	0001	a_3		0001	x_7
a_3	0001	a_7	0010	x_7	$y_3 y_4$	8	
		a_4	0111	1		$y_2 y_3$	9
a_4	0111	a_8	1001	1	$y_1 y_4$	10	
a_5	1000	a_9	0100	1	$y_1 y_5$	11	
a_6	0101	a_{10}	0011	x_5	$y_1 y_5$	12	
a_7	0010	a_{10}	0011	$x_5 x_6$		$y_1 y_5$	13
		a_{11}	1010	$x_5 x_6$			14
		a_{10}	0011	x_5	15		
a_8	1001	a_{10}	0011	$x_5 x_6$	$y_3 y_6$	16	
		a_{11}	1010	$x_5 x_6$		17	
		a_6	0101	x_3		$y_2 y_3$	18
a_9	0100	a_8	1001	x_3	19		
a_{10}	0011	a_1	0000	1	$Z y_1 y_2$	20	
a_{11}	1010	a_1	0000	1	$Z y_2$	21	

Through, analyzing Table 1 the following sets can be defined:

1. $T^1 = \{T(a_2), T(a_7), T(a_8)\}$ that includes the following logical conditions $X^1 = \{x_1, x_2, x_3, x_4, x_5, x_6\}$.
2. $T^2 = \{T(a_1), T(a_3), T(a_4), T(a_5), T(a_6), T(a_9), T(a_{10}), T(a_{11})\}$ includes the following logical conditions $X^2 = \{x_3, x_7\}$.

From these subsets, the ST for CA₁ and CA₂ are built. For the realization of CA₁ a PLA can be used, and a direct PLA table must be built [1,2,4,9,10] as shown in Table 2 below. To realize MPM, the field FLC of microinstructions should contain only three codes 01, 10 and 00 corresponding to x₇, x₃ and the unconditional transition (UnT) respectively. The circuit CA₂ is shown in Figure 6. Signals φ₁ and φ₂ are realized by the CA₂, signal φ₃ can be defined from the field FF. If FF equals zero, signal φ₃ is enabled and CA₂ is activated otherwise the contents of fields FLC and FFA are ignored and CA₁ is activated. The contents of the micro-program memory MPM are shown in Table 3 below. It is worth mentioning that the unconditional transition works on the negative value of FF.

Table 2. Direct PLA Table for Circuit CA₁

x ₁	x ₂	x ₃	x ₄	x ₅	x ₆	K(a _m)				K(a _n)				Note
Inputs						Outputs								
1	1	*	*	*	*	0	1	1	0	0	0	0	1	T(a ₂)
1	0	0	*	*	*	0	1	1	0	0	1	1		
1	0	1	*	*	*	0	1	1	0	1	0	0	0	
0	*	*	1	*	*	0	1	1	0	1	0	0	0	
0	*	*	0	*	*	0	1	1	0	0	1	0	1	
*	*	*	*	1	*	0	0	1	0	0	0	1	1	T(a ₇)
*	*	*	*	0	1	0	0	1	0	0	0	1	1	
*	*	*	*	0	0	0	0	1	0	1	0	1	0	
*	*	*	*	1	*	1	0	0	1	0	0	1	1	T(a ₈)
*	*	*	*	0	1	1	0	0	1	0	0	1	1	
*	*	*	*	0	0	1	0	0	1	1	0	1	0	




Figure 6. The Logical Circuit CA₂

The modified automaton operates as follows:

Signal φ_0 gives the first address to the MPM. According to the FF the multiplexer M_1 selects either CA_1 or CA_2 . If φ_3 equals zero, CA_2 is selected and depending on the FLC either φ_1 or φ_2 is activated. On the other hand, when φ_3 equals one, CA_1 is activated and FLC and FFA are ignored.

Table 3. Modified Contents Table of MPM for Automaton with Combined Addresses

Address	FF	FMO							FLC x_1x_0	FFA	a_m	Note
		Z	y_1	y_2	y_3	y_4	y_5	y_6				
0000	0	0	0	0	0	0	0	0	00	0110	a_1	UnT a_2 , CA_2 activated
0001	0	0	0	0	1	1	0	0	01	0001	a_3	CA_2 activated
0010	1	0	1	0	0	0	1	0	**	****	a_7	CA_1 activated
0011	0	1	1	1	0	0	0	0	00	0000	a_{10}	UnT a_0 , CA_2 activated
0100	0	0	0	1	1	0	0	0	10	1001	a_9	CA_2 activated
0101	0	0	1	0	0	0	1	0	00	0100	a_6	UnT a_9 , CA_2 activated
0110	1	0	1	1	0	0	0	0	**	****	a_2	CA_1 activated
0111	0	0	0	1	1	0	0	0	00	1001	a_4	UnT a_8 , CA_2 activated
1000	0	0	1	0	0	1	0	0	00	1001	a_5	UnT a_8 , CA_2 activated
1001	1	0	0	0	1	0	0	1	**	****	a_8	CA_1 activated
1010	0	1	0	1	0	0	0	0	00	0000	a_{11}	UnT a_0 , CA_2 activated

In analyzing the classical method of synthesizing the automaton with combined addressing microinstructions using the ASM G_1 , the following parameters can be stated:

- The number of microinstructions = 17 bits.
- The word length fields of FMO=7 bits, FLC=3 bits and FFA=5 bits.
- The word length of microinstructions = 15 bits.
- The capacity of MPM = $17 \times 15 = 255$ bits.

Using the modified method for synthesizing ASM G_1 , the following parameters can be stated:

- The number of microinstructions = 11 bits.
- The word length fields of FMO=7 bits, FLC=2 bits, FFA=4 bits and FF=1 bits.
- The capacity of MPM = $11 \times 14 = 154$ bits.

5. Concluding Remarks

The main advantages of this design can be listed as follows:

- Reducing the number of microinstructions and the executed time of the micro-program occur according to the additional circuit of addresses. The additional circuit of addresses minimizes the number of microinstruction that

leads to decrease the executed time of the algorithm.

- Reducing the capacity of the micro-program memory and the number of chips needed for its realization.

On the other hand, there are some points that must be taken in consideration:

- The cycle time of microinstruction is increased because of the additional multiplexers. But, in general, as the number of microinstructions is decreased the general throughput of the algorithm is also decreased. In other word, as the new circuit CA2 has been added the time cycle required to execute MI increases. In contrary, as long as the new method reduces the general number of MI, the time required to execute the algorithm decreases.

- The CA1 loses its universality, as each ASM needs special design for the CA2.

Such combination of advantages and defects permit us to generalize the method to be applied for realizing resident firmware, including high-branched micro-programs.

References

1. Rafiquzzaman, M. and Chandra, R., "Modern Computer Architecture", West Publishing Company, 1988.
2. Mano, M. M., "Digital Design", Third Edition, New Jersey: Prentice-Hall International, Inc., 2002.
3. Barkalov A.A. "Synthesis of Control MicroProgram Device with Implicit Representation of Logic Conditions", USiM. #1, pp.38-41, 1990.
4. Al-Halasa, N. A. and Al-Dahleh M.Z., "A Novel Technique for Reducing Micro-Programmed Synchronous Digital Systems", J.J. Appl. Sci. vol3 (5) Applied science University, pp.30-40, 2001.
5. Baranov S.I., Sklarov V.A. "Digital Devices on Programmed LSIC with Array Structure", (Moscow: Radio and Communication), 272 pp., 1986.
6. Barkalov A. A., "Synthesis of MicroProgram Control Devices" (Donetsk: - Donetsk State Technical University, Ukraine) 1992.
7. Halasa, N. A. M. Z. Al-Dahle, "A Novel Technique for Reducing Microinstruction Synchronous Digital Systems" Journal of Institute of mathematics and Computer Sciences Vol. 12 No 2, pp.235-242, India Dec. 2001
8. Chao, H. and Ong, S., "Design Optimization for Control Units Realized with PLA's", IEEE transactions on computers, 3, pp.1091-1112, 1992.
9. Jain, R.P. "Modern Digital Electronics", McGraw-Hall, 1986.
10. N. A. Halasa, M. Z. Al-Dahle, "Minimizing Moore Model of Synchronous Digital System using PLA", Advances in Modeling & Analysis D-2001 AMSE Journal Vol.6 No 4 pp. 1-15, France.2001.
11. Majorov, S.A. and Novikov G.I., "Principles of Organization Digital Machines", (Moscow: Engineering), 1974.
12. Palagen, A. V., "MicroProcessors Systems Manipulating Information", (Kiev: science), 1993.
13. Halasa, N. A. "A Modified Method to Synthesize Mealy Model for Synchronous Digital Systems" Proceeding of Fourth International Conference on Computational Aspects and their Applications in Electrical Engineering CATAEE'2002 p.414-419 19-21 March 2002.

